Login / Signup
A 16-Core RISC Microprocessor with Network Extensions.
Vishnu Yalala
Derek Brasili
David Carlson
Adam Hughes
Anil Jain
Tim Kiszely
Kolar Kodandapani
Anand Varadharajan
Thucydides Xanthopoulos
Published in:
ISSCC (2006)
Keyphrases
</>
instruction set
network structure
computer networks
network model
wireless sensor networks
high speed
communication networks
application specific
network design
neural network
learning algorithm
low cost
network topologies
cooperative game