Login / Signup

A Reduced-Sample-Rate Sigma-Delta-Pipeline ADC Architecture for High-Speed High-Resolution Applications.

Vahid MajidzadehOmid Shoaei
Published in: IEICE Trans. Electron. (2006)
Keyphrases