Sign in

Detailed Placement for IR Drop Mitigation by Power Staple Insertion in Sub-10nm VLSI.

Sun ik HeoAndrew B. KahngMinsoo KimLutong WangChutong Yang
Published in: DATE (2019)
Keyphrases