A novel dual multiplier floating point multiply accumulate architecture.

Rohit Kumar Manisha Pattanaik

Published in: VDAT (2015)

Keyphrases

floating point
instruction set
floating point arithmetic
fixed point
square root
interval arithmetic
floating point unit
fast fourier transform
sparse matrices
three dimensional
image processing
pairwise
np hard
low cost
signal processing
parallel algorithm