Interconnection Delay and Clock Cycle Selection in High Level Synthesis.

Hortensia Mecha Milagros Fernández

Published in: VLSI Design (1997)

Keyphrases

high level synthesis
high speed
power consumption
computer vision
neural network
information systems
computer science
image analysis
dynamic programming
graphical models
parallel architecture