Sign in

A system-verilog behavioral model for PLLs for pre-silicon validation and top-down design methodology.

Amr LotfySyed Feruz Syed FarooqQi S. WangSoner YaldizPraveen MosalikantiNasser A. Kurd
Published in: CICC (2015)
Keyphrases