Login / Signup
A yield and speed enhancement scheme under within-die variations on 90nm LUT array.
Kazuya Katsuki
Manabu Kotani
Kazutoshi Kobayashi
Hidetoshi Onodera
Published in:
CICC (2005)
Keyphrases
</>
detection scheme
real time
high speed
inverse halftoning
wavelet transform
programmable logic