Sign in
The Design of a Hardware Accelerator for Real-Time Complete Visibility Graph Construction and Efficient FPGA Implementation.
K. Sridharan
T. K. Priya
Published in:
IEEE Trans. Ind. Electron. (2005)
Keyphrases
</>
fpga implementation
hardware implementation
real time
field programmable gate array
graph construction
low cost
embedded systems
efficient implementation
image processing algorithms
image processing
support vector
graphical models
k nearest neighbor