Login / Signup
A High-Performance 64-bit Adder Implemented in Output Prediction Logic.
Sheng Sun
Larry McMurchie
Carl Sechen
Published in:
ARVLSI (2001)
Keyphrases
</>
prediction accuracy
prediction model
logical operations
modal logic
random access memory
flip flops
decision trees
artificial neural networks
high speed
signal processing
prediction error
multi valued
bit parallel