Login / Signup
A 57-to-66GHz quadrature PLL in 45nm digital CMOS.
Karen Scheir
Gerd Vandersteen
Yves Rolain
Piet Wambacq
Published in:
ISSCC (2009)
Keyphrases
</>
metal oxide semiconductor
high speed
circuit design
low cost
power consumption
integrated circuit
low power
cmos technology
cmos image sensor
fourier transform
mixed signal
delay insensitive
silicon on insulator
digital media
infrared
vlsi circuits
amplitude modulation
real time