Automatic Verification of Scheduling Results in High-Level Synthesis.

Hans Eveking Holger Hinrichsen Gerd Ritter

Published in: DATE (1999)

Keyphrases

high level synthesis
scheduling problem
scheduling algorithm
parallel architecture
design space exploration
resource allocation
round robin
pattern recognition
response time
parallel machines