Login / Signup

Power-aware evaluation flowfor digital decimation filter architectures for high-speed ADCS.

David NovoRobert FasthuberPraveen RaghavanAndré BourdouxMin LiLiesbet Van der PerreFrancky Catthoor
Published in: SiPS (2009)
Keyphrases