Login / Signup
A Highly Synthesizable 0.5-to-1.0-V Digital Low-Dropout Regulator With Adaptive Clocking and Incremental Regulation Scheme.
Jonghyun Oh
Jun-Eun Park
Deog-Kyoon Jeong
Published in:
IEEE Trans. Circuits Syst. II Express Briefs (2020)
Keyphrases
</>
circuit design
incremental learning
detection scheme
steady state
classification scheme
data driven
digital media
incremental clustering
data sets
image compression
image quality
digital technologies
recognition scheme
incremental version