Login / Signup
A 3.3 V 14-bit 10 MSPS calibration-free CMOS pipelined A/D converter.
Seung-Bin You
Ku-Whan Lee
Hee-Cheol Choi
Ho-Jin Park
Jae-Whui Kim
Philip Chung
Published in:
ISCAS (2000)
Keyphrases
</>
analog to digital converter
low voltage
random access memory
camera calibration
high speed
image sensor
low power
low cost
data flow
power consumption
design considerations
control method
focal length
calibration method
input output
mixed signal
feature points
cmos image sensor
image sequences