• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

VLSI module placement based on rectangle-packing by the sequence-pair.

Hiroshi MurataKunihiro FujiyoshiShigetoshi NakatakeYoji Kajitani
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1996)
Keyphrases
  • maximum profit
  • pairwise
  • vlsi design
  • signal processing
  • high speed
  • packing problem
  • hough transform
  • long sequences
  • machine learning
  • case study
  • bayesian networks
  • low cost
  • similarity scores
  • pseudorandom