20mW, 125 Msps, 10 bit Pipelined ADC in 65nm Standard Digital CMOS Process.

Pratap Narayan Singh Ashish Kumar Chandrajit Debnath Rakesh Malik

Published in: CICC (2007)

Keyphrases

analog to digital converter
power consumption
data flow
low cost
low power
integrated circuit