Extracting hardware assertions including word-level relations over multiple clock cycles.