Login / Signup
Logical Effort Based Design Exploration of 64-bit Adders Using a Mixed Dynamic-CMOS/Threshold-Logic Approach.
Peter Celinski
Said F. Al-Sarawi
Derek Abbott
Sorin Cotofana
Stamatis Vassiliadis
Published in:
ISVLSI (2004)
Keyphrases
</>
logical operations
chip design
circuit design
user interface
case study
random access memory
logic programming
dynamic environments
design methodology