A 6T SRAM cell based pipelined 2R/1W memory design using 28nm UTBB-FDSOI.

Ramandeep Kaur Alexander Fell Harsh Rawat

Published in: SoCC (2015)

Keyphrases

case study
design process
engineering design
database systems
building blocks
power consumption
memory requirements
computing power
layout design