Login / Signup

Efficient post-layout timing verification via RLC trees and explicit PWL timing integration.

Jerzy J. Dabrowski
Published in: ICECS (2002)
Keyphrases
  • asynchronous circuits
  • tree construction
  • social networks
  • real time
  • data mining
  • learning algorithm
  • computer vision
  • search algorithm
  • object oriented
  • tree structure
  • formal verification