A Power- and Area-Efficient SRAM Core Architecture for Super-Parallel Video Processing.

Junichi Miyakoshi Yuichiro Murachi Masaki Hamamoto Takahiro Iinuma Tomokazu Ishihara Hiroshi Kawaguchi Masahiko Yoshimoto Tetsuro Matsuno

Published in: VLSI-SoC (2006)

Keyphrases