Layered LDPC Decoders With Efficient Memory Access Scheduling and Mapping and Built-In Support for Pipeline Hazards Mitigation.

Published in: IEEE Trans. Circuits Syst. I Regul. Pap. (2019)

Keyphrases