Login / Signup
Delay fault testing of IP-based designs via symbolic path modeling.
HyungWon Kim
John P. Hayes
Published in:
ITC (1999)
Keyphrases
</>
real time embedded systems
shortest path
wireless access networks
optimal path
software engineering
test cases
destination node