Embedded Parity and Two-Rail TSC Checkers with Error-Memorizing Capability.

Steffen Tarnick

Published in: VLSI Design (1998)

Keyphrases

error rate
high speed
embedded systems
game playing
real time
data mining
genetic algorithm
information systems
trade off
prediction error