Login / Signup
FLC-EDC: A Fast Low-Cost Error Detection and Correction Scheme for AVFS System Based on Flip-Flops Resampling in 28-nm CMOS.
Yuqiang Cui
Lishuo Deng
Keran Li
Weiwei Shan
Published in:
IEEE Trans. Circuits Syst. II Express Briefs (2024)
Keyphrases
</>
low cost
flip flops
cmos technology
low power
error detection and correction
power dissipation
metal oxide semiconductor
data transmission
multiple input
real time
single chip
high speed
digital camera
hardware and software
data acquisition
error correction
image processing
rfid tags
embedded systems