Sign in

Invited Paper: Verilog-to-PyG - A Framework for Graph Learning and Augmentation on RTL Designs.

Yingjie LiMingju LiuAlan MishchenkoCunxi Yu
Published in: ICCAD (2023)
Keyphrases