Reducing Writing Energy Consumption for Non-Volatile Registers Utilizing Frequent Patterns of Sequential Bits on RISC-V Architecture.

Shota MatsunoMasashi TawadaNozomu Togawa
Published in: ICCE (2021)
Keyphrases