Efficient A* Co-processor for Reconfigurable Gaming Devices.

Alexandre Solon Nery Alexandre da Costa Sena

Published in: SBGames (2018)

Keyphrases

low cost
cost effective
general purpose
high speed
computationally expensive
computer architecture
systolic array
data sets
neural network
image processing
parallel architectures