Login / Signup
A Hierarchical Test Scheme for System-On-Chip Designs.
Jin-Fu Li
Hsin-Jung Huang
Jeng-Bin Chen
Chih-Pin Su
Cheng-Wen Wu
Chuang Cheng
Shao-I Chen
Chi-Yi Hwang
Hsiao-Ping Lin
Published in:
DATE (2002)
Keyphrases
</>
power consumption
hardware and software
genetic algorithm
coarse to fine
design space exploration
real time
case study
image compression
design methodology
design issues
statistical significance
design space
hierarchical classification
hardware software partitioning