Login / Signup

Design Space Pruning Through Early Estimations of Area/Delay Tradeoffs for FPGA Implementations.

Sébastien BilavarnGuy GogniatJean Luc PhilippeLilian Bossuet
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2006)
Keyphrases