Login / Signup
A 3.4-pJ FeRAM-Enabled D Flip-Flop in 0.13-µm CMOS for Nonvolatile Processing in Digital Systems.
Masood Qazi
Ajith Amerasekera
Anantha P. Chandrakasan
Published in:
IEEE J. Solid State Circuits (2014)
Keyphrases
</>
data processing
real time
computer systems
low cost
flip flops
case study
high resolution
control system
digital images
power consumption
design methodology
processing capabilities
power dissipation