A Strategy for Interconnect Testing in Stacked Mesh Network-on-Chip.

Min-Ju Chan Chun-Lung Hsu

Published in: DFT (2010)

Keyphrases

network on chip
interconnection networks
power dissipation
real time
high speed
network simulator
multistage
routing algorithm
data transfer
signal processing
parallel algorithm
message passing
multi processor