Login / Signup
Estimation of power dissipation using a novel power macromodelingtechnique.
Zhanping Chen
Kaushik Roy
Edwin K. P. Chong
Published in:
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2000)
Keyphrases
</>
power dissipation
power consumption
low power
power reduction
chip design
cmos technology
logic circuits
energy saving
image analysis
energy efficiency
nm technology
short circuit
power saving
digital signal processing
flip flops
high speed
low cost