Login / Signup

A new approach to logic synthesis of multi-output boolean functions on pal-based CPLDS.

Dariusz Kania
Published in: ACM Great Lakes Symposium on VLSI (2007)
Keyphrases