Sign in
Taming Process Variations in CNFET for Efficient Last Level Cache Design.
Dawen Xu
Zhuangyu Feng
Cheng Liu
Li Li
Ying Wang
Yuanqing Cheng
Huawei Li
Xiaowei Li
Published in:
CoRR (2021)
Keyphrases
</>
design process
conceptual model
design decisions
software architecture
computer aided
main memory
engineering design
database systems
query processing
process model
design space
product design
memory hierarchy
peer to peer overlay