Performance and Wirability Driven Layout for Row-Based FPGAs.

Sudip Nag Kaushik Roy

Published in: VLSI Design (1998)

Keyphrases

data driven
field programmable gate array
hardware implementation
databases
neural network
data mining
hardware design
layout design