Buffer and Delay Bounds in High Radix Interconnection Networks.

Arjun Singh William J. Dally

Published in: IEEE Comput. Archit. Lett. (2004)

Keyphrases

interconnection networks
multistage
lower bound
buffer size
fault tolerant
fourier transform
real time
image segmentation
bayesian networks
response time
parallel algorithm
message passing
floating point