Login / Signup

VLSI decoding architecture with improved convergence speed and reduced decoding latency for irregular LDPC codes in WiMAX.

Yeong-Luh UengChung-Jay YangZong-Cheng WuChen-Eng WuYu-Lun Wang
Published in: ISCAS (2008)
Keyphrases