Login / Signup

A CMOS delayed locked loop (DLL) for reducing clock skew to under 500 ps.

Yong-Bin KimTom Chen
Published in: ASP-DAC (1997)
Keyphrases
  • power consumption
  • high speed
  • low power
  • low cost
  • analog vlsi
  • vlsi circuits
  • search algorithm
  • delay insensitive
  • low voltage
  • optimal solution
  • logic programs
  • pose estimation
  • circuit design
  • power supply
  • hd video