C
search
search
reviewers
reviewers
feeds
feeds
assignments
assignments
settings
logout
DyGA: A Hardware-Efficient Accelerator With Traffic-Aware Dynamic Scheduling for Graph Convolutional Networks.
Ruiqi Xie
Jun Yin
Jun Han
Published in:
IEEE Trans. Circuits Syst. I Regul. Pap. (2021)
Keyphrases
</>
dynamic scheduling
real time
flexible manufacturing systems
social networks
computer aided
network structure
network traffic
small world
field programmable gate array
relational databases
computer aided design
process planning