Login / Signup

Gate Resizing for Soft Error Rate Reduction in Nano-scale Digital Circuits Considering Process Variations.

Mohsen RajiBehnam GhavamiHossein Pedram
Published in: DSD (2015)
Keyphrases
  • error rate
  • nano scale
  • digital circuits
  • test set
  • equal error rate
  • lower error rates