Sign in

A formal design methodology for synthesizing a clock signal with an arbitrary duty cycle of M/N.

Lulu GeChuan ZhangZhiwei ZhongXiaohu You
Published in: SiPS (2015)
Keyphrases