Sign in
PipeFL: Hardware/Software co-Design of an FPGA Accelerator for Federated Learning.
Zixiao Wang
Biyao Che
Liang Guo
Yang Du
Ying Chen
Jizhuang Zhao
Wei He
Published in:
IEEE Access (2022)
Keyphrases
</>
learning algorithm
field programmable gate array