Login / Signup
Optimization of on-chip ESD protection structures for minimal parasitic capacitance.
Xiaofang Gao
Juin J. Liou
Joe Bernier
Gregg D. Croft
Waisum Wong
Satya Vishwanathan
Published in:
Microelectron. Reliab. (2003)
Keyphrases
</>
high speed
optimization algorithm
optimization method
low cost
global optimization
optimization process
optimization problems
low power
genetic algorithm
real time
data sets
image processing
high frequency
optimization methods
single chip
analog vlsi