Login / Signup
Advanced timing of level-sensitive sequential circuits.
Baris Taskin
Ivan S. Kourtev
Published in:
ICECS (2004)
Keyphrases
</>
higher level
asynchronous circuits
logic circuits
neural network
machine learning
learning algorithm
decision making
image processing
case study
three dimensional
multiscale
information technology
multiresolution
low cost
levels of abstraction
delay insensitive