Login / Signup
A Novel Low Gate-Count Pipeline Topology With Multiplexer-Flip-Flops for Serial Link.
Wei-Yu Tsai
Ching-Te Chiu
Jen-Ming Wu
Shawn S. H. Hsu
Yarsun Hsu
Published in:
IEEE Trans. Circuits Syst. I Regul. Pap. (2012)
Keyphrases
</>
flip flops
multiple input
image processing
image restoration
power consumption
design methodology