Login / Signup
A Co-Processor Design for an Energy Efficient Reconfigurable Accelerator CMA.
Mai Izawa
Nobuaki Ozaki
Yusuke Koizumi
Rie Uno
Hideharu Amano
Published in:
Int. J. Netw. Comput. (2015)
Keyphrases
</>
high speed
wireless sensor networks
computer architecture
single chip
data streams
user interface
sensor networks
general purpose
low cost
signal processing
computer systems
energy consumption
design tools