Power optimization design for probabilistic logic circuits.

Ran Xiao Chunhong Chen

Published in: ISCAS (2015)

Keyphrases

logic circuits
low power
optimal design
logic synthesis
functional decomposition
gate array
case study
optimization problems
power consumption
image processing
bayesian networks
design methodology
real time
design process
power transmission