Group delay as an estimate of delay in logic.

Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1991)