Login / Signup

Correction to "A 0.41 pJ/Bit 10 Gb/s Hybrid 2 IIR and 1 Discrete-Time DFE Tap in 28 nm-LP CMOS".

Shayan ShahramianAnthony Chan Carusone
Published in: IEEE J. Solid State Circuits (2015)
Keyphrases